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Abstract
The notion of computer capacity was proposed in 2012, and this quan-
tity has been estimated for computers of different kinds. In this paper we
show that, when designing new processors, the manufacturers change the
parameters that affect the computer capacity. This allows us to predict
the values of parameters of future processors. As the main example we
use Intel processors, due to the accessibility of detailed description of all
their technical characteristics.
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1 Introduction
A theoretical approach to estimating computer capacity was suggested in 2012
[1]. This approach uses only the description of the computer architecture inves-
tigated. The latter include the set of instructions, features of their execution,
sizes of all the memory types, etc. Thus, no experiments with a working model
of the computer are necessary. This method of estimating the computer capac-
ity was used to evaluate the performance of a large number of different Intel
and AMD processors [2]. In [2] we show that this characteristic is consistent
with the values obtained empirically using benchmarks [3, 4, 5] (some of the
results are presented in the appendix). This method was also used to estimate
the performance of some supercomputers from TOP500 list [6].
In this paper we apply the method of estimating the computer capacity to
study the evolution of processors. We assume that processor manufacturers are
interested in changing those characteristics of processors that give the largest
improvement in performance. Therefore, they need to be able to estimate the
influence of changing some characteristic of a processor on its performance.
At present, manufacturers use benchmarks to evaluate the performance, but
this method is too complex and requires a working model of the computer
investigated.Besides, benchmarks are inappropriate to use for the estimation
of characteristics influence due to the necessity of building a working model of
processor for each change.
Here we consider the evolution of Intel processors for the last 15 years. Each
processor can be represented as a set of parameters and changing some of these
parameters has a significant effect on its performance. Our investigation shows
that in new processors the manufacturers usually increase the characteristics
which affect the computer capacity the most. This, in turn, allows us to predict
the direction of changes in the evolution of computers.
First, we note that there are clear tendencies that can be traced in the
development of processors for the last 15 years. The first obvious tendency is
the increase of the clock rate which causes the decrease of the task execution
time. The second one is the widespread introduction of parallelism, in particular:
by increasing the number of processors in computer; by increasing the number
of computing cores in processor; by introducing threads and pipelines, etc. It is
clear that the effect of these parameters is huge, but it is also obvious.
The emphasis in our work is on the quantitative estimation of the impact of
the parameters whose role in the performance is not so obvious. These parame-
ters include: sizes and access times to different kinds of memory (including reg-
isters, cache-memory etc.); the number of different instructions of certain type
(instruction types are characterised by the number and kind of the operands).
For example, if we examine the Intel processor codenamed Wolfdale, we see
that the increase of some parameters significantly affects performance, whereas
changing the rest of the parameters has almost no effect. This, if we increase
the size of level-1 cache memory in Wolfdale the value of the computer capac-
ity almost does not change, but if the number of internal vector registers is
increased, the growth of the computer capacity becomes perceptible. It turns
out that in the processors of the succeeding microarchitectures (Sandy Bridge,
Ivy Bridge etc.) these exact parameters were increased. This allows us to claim
that using the suggested method may be useful for predicting which parameters
will be changed in succeeding the future models.
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2 Computer Capacity
All the theory behind the computer capacity and its estimation was described
in details in the previous work [1], so here we only present the main definitions
and a brief summary of the theory required in order to understand the results.
Let us consider a computer with the set of instructions I and memory M .
An instruction x ∈ I is formed as the combination of its name and the values
of its operands (two instructions with the same names and different values of
operands are both included in I). For example, instructions mov eax, ebx and
mov eax, ecx are different and included in I independently. A computer task
X is a finite sequence of instructions X = x1x2 . . . , xi ∈ I. It is important
to note that if there is a loop in a task which is repeated m times, the body
of this loop is included m times in X. We denote τ(x) the execution time
of instruction x. So the execution time of a computer task X is given by
τ(X) =
∑n
i=1 τ(xi), X = x1x2 . . . xn. Let consider the number of all possible
computer tasks which execution times equal to T as N(T ) = |{X : τ(X) = T}|.
Let, for example, there be a processor which has exactly N(1) different tasks
with execution times equal to 1 hour. In this case we can say that it can execute
N(1)2 different tasks in 2 hours because if instruction sequences X1 and X2 are
1-hour tasks, the combined sequence X1X2 is the 2-hour one (we did not take
into account the 2-hour tasks with instruction starts at the end of the first
hour and finishes and the beginning of the second, because the share of such
sequences is negligible). In this way, the considered processor has ≈ N(1)k
tasks with execution times k hours. So we can see that the number of possible
tasks grows exponentially as a function of time (N(T ) ≈ 2CT ). Therefore,
C = log (N(T ))T (or rather the limit of this value) is the adequate measure of the
computer capacity. This limit is defined as follows:
C(I) = lim
T→∞
logN(T )
T
. (1)
The main question here is how to estimate the value of C(I) from (1). A
direct calculation of the limit is impossible, but it is possible to calculate C(I)
with a method from combinatorial analysis. To do this, consider the set of in-
structions I as an alphabet and assume that all words (sequences of instructions)
over this alphabet are permitted (can be executed). This assumption allows us
to estimate an upper-bound of the computer capacity, because for any proces-
sor the set of its permissible tasks is the subset of all possible tasks. Here, all
execution times are integers (this statement is valid for most of the processors
if the time unite is equal to the clock rate). A way to estimate the capacity was
suggested by C. Shannon [7], who showed that the considered upper-bound of
the capacity C(I) is equal to the logarithm of the largest real solution Y0 of the
following characteristic equation:
Y −τ(x1) + Y −τ(x2) + · · ·+ Y −τ(xn) = 1. (2)
In [1] it was also shown that the computer capacity of a multi-core processing
unit can be defined as the sum of capacities of the cores.
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Table 1: The summary of characteristics for selected processors
Processor Pentium M Intel Ivy Haswell Skylake
Core Bridge
L1, KB 32 64 64 64 64
L2, KB 2048 6144 256 256 256
L3, MB - - 8 8 8
M, GB 1 16 16 16 16
L1time, c.c. 3 3 4 4 4
L2time, c.c. 10 15 12 12 12
L3time, c.c. - - 30 36 42
Mtime, c.c. 70 24 30 36 42
Ri 8 16 160 168 180
Rv 8 16 144 168 168
Computer 51.217 70.898 108.587 115.86 116.208
capacity,
bits/c.c.
3 The computer capacity of Intel processors
The present work is based on the analysis of Intel processors produced over
the last 15 years, because the information about these processors architectures
(with the full description of instruction set) is public and easily accessible. In
our previous works we have shown that the computer capacity correlates well
with the values of benchmarks [8, 5] and can be used as a measure of computer
performance [2].
We have identified a list of processors to analyze: Pentium M (Dothan pro-
cessor), Intel Core (Wolfdale), Ivy Bridge, Haswell and Skylake. In this paper
we analyze these processors in details, evaluate their computer capacity values
and perform some investigations about the effect of parameters on performance.
Pentium M and Wolfdale architecture differs strongly from Ivy Bridge, Haswell
and Skylake, so the comparison of this architectures would be quite interest-
ing. Skylake is considered here because it is the latest Intel microarchitecture
with a detailed description published (at the time of the preparation of this
paper). Here, we present the details of the calculation of the computer capacity
for Intel Pentium M, Core, Ivy Bridge, Haswell and Skylake microarchitectures.
The structures of the described processors pipelines are similar to each other,
and the features of building the equation (2) for that structure are presented in
[?, 2].
In table 1 we present the summary of technical characteristics and the values
of the computer capacity for all the processors chosen. The following notation
is used: L1,L2,L3 is the size of level-1, level-2 and level-3 caches, M is the size
of RAM, L1t, L2t, L3t,Mt is the memory latencies for level-1, -2, -3 and RAM
respectively, c.c. stands for clock cycles, Ri is the number of integer registers,
Rv is the number of vector (floating point) registers. The detailed description
and the lists of instructions of the described microarchitectures are presented
in [9]. The characteristic equations of all the processors described and all the
tools for evaluation of the computer capacity can be found in [10].
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4 Analysis of Intel processors evolution
To analyze the evolution of Intel processors we divide them into 5 groups: (Pen-
tium M, Intel Core), (Intel Core, Ivy Bridge), (Ivy Bridge, Haswell), (Haswell,
Skylake) and (Skylake and the prediction for its successor). The investigated
characteristics are the following:
• Physical characteristics of processor: the size of all memory types; the
access time of all memory types; the number of different registers. Here,
the memory types are the 1-level cache, the 2-level cache, the 3-level cache
(if processor contains this level) and the main memory (RAM). Registers
are also of two types: integer and vector.
• The instruction set is another characteristic that affects the performance.
It can be observed that the instruction set changes from one processor to
another. Here, we isolate the fastest instructions from instruction set of
each examined processor, and calculate their number. The fastest instruc-
tion is the one whose execution time equals 1 and does not have memory
cells in the list of operands (access to the memory cell greatly increases
the execution time of an instruction). We group all these instructions by
the number of operands and present the results in table 2 (the names of
columns signify the number of operands in the investigated instructions:
the number of instructions with single operand (second column), with two
operands and with three operands). In most cases, these operands are
registers of different types.
Table 2: Number of different instructions
number of operands 1 2 3
Pentium M (Dothan) 53 91 -
Intel Core (Wolfdale) 67 328 -
Ivy Bridge 21 99 10
Haswell 31 113 44
Skylake 35 134 48
We examined the influence of changing the value of a single characteristic
(from the physical group) and identified those of them which have a nonzero
influence on the value of the computer capacity. We also examined all the pos-
sible pairs of different characteristics, but only one pair (Ri,Rv) was included
because all other pairs either have no effect on the value of the computer ca-
pacity or their effect equals the effect of a single characteristic. The values were
calculated at ×0.5,×2,×5,×10,×20 of the original value.
Next we try to add instructions in the instruction set and to show the in-
fluence of this addition on the value of the computer capacity. The number
of instructions in the modified instruction set is obtained as the original value
×1.1,×1.25,×1.5,×2. The last step is the combination of the two previous
steps. Here, we want to show the influence of increasing the number of registers
and adding instructions of a new type simultaneously. It is shown above that
in the Ivy Bridge processors a new type of instructions appeared: instructions
with three register operands, and at the same time the number of registers is
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increased almost 10 times in relation to Intel Core (Wolfdale) processors. So,
in this part we add the instructions of a new type: for Pentium M and Intel
Core we add instructions with 3 operands, for the remaining processors we add
instructions with four operands. In the experiments we add 8, 16, 32 and 64
instructions. Increasing the number of registers is performed in the following
way: ×2,×5,×10 of the original value. Following is the list of added instructions
types in the second and third steps:
1. cmd r 1 / cmd x 1 - the instruction with the name ”cmd”, with a single
integer register operand (r) or vector register (x) and with the execution
time equals to 1;
2. cmd r,r 1 / cmd x,x 1- the instruction with two integer or two vector
register operands;
3. cmd r,r,r 1 / cmd x,x,x 1 - the instruction with three integer or three
vector register operands, codenamed cmd1 and cmd2 respectively in the
last step.
4. cmd r,r,r,r 1 / cmd x,x,x,x 1 - the instruction with four integer or four
vector register operands, codenamed cmd3 and cmd4 respectively in the
last step.
All the results in the tables are presented in percent relative to the original value
of the computer capacity. The characteristics with the same results are merged
into a single row.
4.1 Pentium M and Intel Core
The results of the analysis of Pentium M are presented in Tables 3,4 and 5, one
for each step of investigation. The first row is filled with 100 and it means that
the characteristics from this row have no influence on the computer capacity.
So the role of the size and the access time of cache-memory and RAM are
insignificant for the computer capacity. In the following subsections we exclude
from the tables those characteristics that do not affect the value of computer
capacity. We can also observe that the increase in the number of instructions
has no significant effect (for the instructions of existing types). However, there
are some characteristics which change the value of the computer capacity by
more than 1%. Obviously, to increase the capacity, we need to increase the
number of registers (integer or vector) and add some instructions of a new type.
As we can see in Tables 1 and 2, the number of registers was doubled in Intel
Core, the size of memory of different kinds was also increased, but the access
times are almost unchanged. Increase in the Intel Core computer capacity is
also explained by the improvement of the throughput of its pipeline (it grew
from 3 µops per cycle to 4).
4.2 Intel Core and Ivy Bridge
In tables 6,7 and 8 the results are close to those for the previous processor,
except for the effect of adding the instructions with 2 operands. We noted that
the 10-20 fold increase of the number of registers and adding the instructions
with three operands gives the best effect on the value of computer capacity.
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Table 3: Pentium M step 1
0.5 2 5 10 20
L1, L2,M,
L1t, L2t,Mt 100 100 100 100 100
Ri 99.92 100.24 101.58 104.95 111.91
Rv 99.78 100.78 104.75 111.87 121.88
Ri & Rv 99.72 101.03 105.97 113.95 124.39
Table 4: Pentium M step 2
1.1 1.25 1.5 2
”cmd r 1”,
”cmd x 1” 100.002 100.006 100.013 100.026
”cmd r,r 1”,
”cmd x,x 1” 100.035 100.086 100.175 100.35
Table 5: Pentium M step 3
8 16 32 64
r × 2 cmd1, x× 2 cmd2 102.644 103.999 106.191 109.372
r × 5 cmd1, x× 5 cmd2 114.767 118.985 123.885 129.219
r × 10 cmd1, x× 10 cmd2 130.027 135.229 140.739 146.417
Indeed, the manufacturer change exactly this characteristics in the succeeding
processor. In Ivy bridge the number of integer and vector registers increased
tenfold and 10 fast instructions with 3 register operands were added.
Table 6: Intel Core step 1
0.5 2 5 10 20
Ri 99.73 100.79 104.36 110.67 119.84
Rv 97.48 105.81 118.08 128.87 140.01
Ri & Rv 97.18 106.3 119 129.91 141.09
Table 7: Intel Core step 2
1.1 1.25 1.5 2
”cmd r 1”,
”cmd x 1” 100.004 100.01 100.02 100.04
”cmd r,r 1”,
”cmd x,x 1” 100.302 100.753 101.442 102.667
Table 8: Intel Core step 3
8 16 32 64
r × 2 cmd1, x× 2 cmd2 109.908 112.401 115.849 120.124
r × 5 cmd1, x× 5 cmd2 127.474 131.534 136.253 141.391
r × 10 cmd1, x× 10 cmd2 142.739 147.493 152.651 158.04
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4.3 Ivy Bridge and Haswell
The results for Ivy Bridge analysis are presented in tables 9, 10 and 11. Here, we
observe tendencies similar to those in the previous processors. It is interesting
to observe that starting from Ivy Bridge the characteristics related to cache-
memory and RAM are almost unchanged. We can also notice that starting
with Ivy Bridge the effect of the number of commands with one register becomes
insignificant and we exclude them from the tables of the following subsections.
Table 9: Ivy Bridge step 1
0.5 2 5 10 20
Ri 99.96 100.17 101.16 103.66 108.57
Rv 89.3 111.16 126.05 137.35 148.66
Ri & Rv 89 111.18 126.06 137.36 148.67
Table 10: Ivy Bridge step 2
1.1 1.25 1.5 2
”cmd r 1”,”cmd x 1” 100 100 100 100
”cmd r,r 1” 100.013 100.035 100.072 100.144
”cmd x,x 1” 100.011 100.0297 100.058 100.117
”cmd r,r,r 1” 100 100.431 101.049 101.945
”cmd x,x,x 1” 100 100.334 100.799 101.496
Table 11: Ivy Bridge step 3
8 16 32 64
r × 2 cmd3 136.298 140.419 144.358 148.213
x× 2 cmd4 134.032 138.137 142.07 145.921
r × 5 cmd3 156.223 160.361 164.309 168.168
x× 5 cmd4 153.939 158.072 162.016 165.874
r × 10 cmd3 171.31 175.454 179.404 183.265
x× 10 cmd4 169.02 173.162 177.111 180.97
4.4 Haswell and Skylake
Haswell processors (tables 12,13 and 14) were improved by increasing the num-
ber of registers and by adding some instructions of the existing types. We can
observe that most of investigated characteristics are unchanged for Ivy Bridge,
Haswell and Skylake. The main tendencies are for increasing the number of
registers (but not as much as for Intel Core), changing the instruction set and
making some improvements to the processor pipeline.
4.5 Skylake and the prediction of its successor
The results obtained for this last processor from our list (tables 15,16 and 17)
present the direction for making predictions for succeeding processors. We can
note that as far as the characteristics from the technical group are concerned,
the biggest effect on the computer capacity is reached by increasing the number
of vector registers. To achieve the effect close to the Intel Core – Ivy Bridge
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Table 12: Haswell step 1
0.5 2 5 10 20
Ri 99.71 101.85 110.89 120.75 131.04
Rv 91.57 110.03 123.66 134.01 144.37
Ri & Rv 89.72 110.32 123.99 134.34 144.7
Table 13: Haswell step 2
1.1 1.25 1.5 2
”cmd r,r 1”,”cmd x,x 1” 100.003 100.008 100.015 100.03
”cmd r,r,r 1”,”cmd x,x,x 1” 100.177 100.473 100.904 101.669
Table 14: Haswell step 3
8 16 32 64
r × 2 cmd3, x× 2 cmd4 125.817 129.492 133.053 136.558
r × 5 cmd3, x× 5 cmd4 143.936 147.683 151.277 154.798
r × 10 cmd3, x× 10 cmd4 157.7 161.471 165.076 168.603
capacity increase we need to increase tenfold the number of registers and to add
a large number of new fast instructions with four registers.
Table 15: Skylake step 1
0.5 2 5 10 20
Ri 99.66 102.08 111.51 121.41 131.67
Rv 91.83 109.95 123.53 133.85 144.17
Ri & Rv 89.76 110.29 123.92 134.24 144.56
Table 16: Skylake step 2
1.1 1.25 1.5 2
”cmd r,r 1” 100.004 100.01 100.019 100.039
”cmd x,x 1” 100.003 100.008 100.017 100.034
”cmd r,r,r 1” 100.201 100.585 101.111 102.021
”cmd x,x,x 1” 100.166 100.483 100.924 101.702
Table 17: Skylake step 3
8 16 32 64
r × 2 cmd3 126.767 130.454 134.014 137.514
x× 2 cmd4 125.454 129.111 132.657 136.151
r × 5 cmd3 144.858 148.603 152.19 155.703
x× 5 cmd4 143.511 147.243 150.825 154.335
r × 10 cmd3 158.589 162.354 165.95 169.467
x× 10 cmd4 157.23 160.989 164.582 168.098
The first step of our research shows that some parameters do not affect the
performance starting from the first examined processor. These parameters are
sizes of all types of memory and theirs latencies. Certainly, we do not want
to claim that these parameters are useless and can be freely removed, but in
the previous models the level of saturation was reached for these parameters, so
increasing them more is inefficient. Also we isolate the parameters which have
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a significant influence on the value of computer capacity and that have been
changed substantially during the evolution process. In fact, the registers of a
processor is the fastest memory (they can be accessed nearly instantly), so it
is expected that this value has the highest influence among all the presented
parameters. Nevertheless, it is important to note that the really significant
effect on the value of computer capacity (more than 10%) is obtained at 10-20
fold increase.
The second step of research shows the influence of the instruction set on
the performance of processors. All the obtained results show the growth of
the computer capacity in the range of 1-2% even with a double increase of the
number of fastest instructions. Considering the complexity of designing new
instructions, we can speak of the saturation of the instruction set with the
existing types of instructions. It is also clearly seen that this exact way has
been chosen by the manufacturers of the processors. Starting from Ivy Bridge
processor a new type of fast instructions with three register operands was added.
This statement is proved by the results from the third step of research where
we simultaneously increase the number of registers and add instructions with
three operands. As we can see in Table 2, 10 instructions with three register
operands were added, and in Table 1 we see that the number of integer registers
increased from 16 to 160 (10 times). The corresponding predicted value in
Table 8 is 147.49%, which is close to the original values of computer capacity
for processors Intel Core and Ivy Bridge from table 1, which is 153.16%.
5 Conclusions
After presenting all the obtained results we can make some conclusions. The
last considered microarchitecture is Skylake (Kaby lake is just its modification)
and its successor Cannon Lake, whose characteristics we try to predict, is not
released yet. The investigations show that just a small set of Skylake parameters
affects the computer capacity. In order to achieve greater performance the
manufacturer needs to increase the number of registers (as we can see in table
15, vector registers have a stronger effect on the computer capacity value then
integer registers) and add some new processor instructions. On the other hand,
it is clearly seen that it makes no sense to change the values of RAM and
cache-memory sizes or access times. In the context of presented work we do
not consider the other parameters whose influence is obvious and linear (the
number of cores, the clock rate etc.). So, we can predict that in Cannon Lake
the manufacturer will increase the number of registers and add some new vector
instructions with three or more operands.
We can see that a direct application of computer capacity gives a new ap-
proach to analyse computer performance. Generally speaking, all changes are
aimed at increasing computing capacity, defined in (1) (and estimated based on
the equation (2) ) In this paper we successfully applied the computer capacity
for investigation and prediction of processor evolution.
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APPENDIX
In table 18 we present the values of Computer Capacity and PassMark bench-
mark for all processor microarchitectures investigated in paper. Here, the pro-
cessor Ivy Bridge was presented twice just to show how Computer Capacity
would behave with different numbers of cores (i5-3579 has 4 cores and E5-2660v2
has 10 cores). At figure 1 we can see the results of comparison these values. As
the measurement units are different we took the value of the first processor in
list (Intel Pentium M) as 1 and build the graph in relation to the values of this
processor. For example, we divide the value of Computer Capacity for i5-6600K
(1673398.77) by 102434.84 and get the result 16.336, and analogously we divide
the value of PassMark benchmark (7884) by 464 and get 16.991.
Table 18: The values of Computer capacity and PassMark benchmark
Name PassMark Computer
capacity, Mbit/s
Intel Pentium M 464 102434.84
Core 2 Duo T7300 (Intel Core) 1232 283593.72
Intel i5-3570 (Ivy Bridge) 6978 1610797.70
Intel Core i5-6600K (Skylake) 7884 1673398.77
Intel Xeon E5-2660v2 (Ivy Bridge) 13659 3179205.98
Intel Xeon E5-2640v3(Haswell) 14036 3151395.48
Figure 1: The results of processors comparison
10
References
[1] B. Ryabko, “An information-theoretic approach to estimate the capacity
of processing units,” Performance Evaluation, vol. 69, pp. 267–273, 2012.
[2] B. Ryabko and A. Rakitskiy, “An analytic method for estimating the com-
putation capacity of computing devices,” Journal of Circuits, Systems and
Computers, vol. 26, no. 05, p. 1750086, 2017.
[3] R. P. Weicker, “A detailed look at some popular benchmarks,” Parallel
Computing, vol. 17, no. 10-11, pp. 1153–1172, 1991.
[4] D. J. Lilja, Measuring computer performance: a practitioner’s guide. Cam-
bridge university press, 2005.
[5] PassMark Software, “Passmark performance test description,” 2016.
[Online]. Available: http://www.passmark.com/support/performancetest/
interpreting test results.htm
[6] A. Rakitskiy and B. Ryabko, “An information-theoretic approach to per-
formance evaluation of supercomputers,” in 2016 XV International Sym-
posium Problems of Redundancy in Information and Control Systems (RE-
DUNDANCY), Sept 2016, pp. 125–128.
[7] C. E. Shannon, “A mathematical theory of communication,” Bell system
technical journal, vol. 27, 1948.
[8] A. Phansalkar, A. Joshi, L. Eeckhout, and L. K. John, “Measuring program
similarity: Experiments with spec cpu benchmark suites,” in Performance
Analysis of Systems and Software, 2005. ISPASS 2005. IEEE International
Symposium on. IEEE, 2005, pp. 10–20.
[9] A. Fog, “The microarchitecture of intel, amd and via cpus,” 2016. [Online].
Available: www.agner.org/optimize/
[10] A. Rakitskiy, “Characteristic equations and evaluation programs,”
2016. [Online]. Available: http://www.ict.nsc.ru/ru/structure/orgunits/
lab-info-sys-security-page
11
APPENDIX 2
The characteristic equation (2) for Haswell processor:
524014680
X1
+
2448358122
X2
+
81258594
X3
+
4863059
X4
+
19968745476
X5
+
7936385025
X6
+
118510993664
X7
+
4187392636
X8
+
4198458
X9
+
232644384
X10
+
6978
X11
+
14300162
X12
+
3440640
X13
+
19117056
X14
+
9516033
X15
+
32768
X16
+
79874982059
X17
+
31745540097
X18
+
474046726144
X19
+
16768421479
X20
+
16678913
X21
+
949315584
X22
+
2778726
X23
+
19267584
X24
+
13762561
X25
+
39911425
X26
+
131072
X27
+
2752513
X28
+
11010049
X31
+
3145728
X288
+
9483265
X34
+
11010048
X35
+
168
X36
+
5505024
X38
+
11010048
X40
+
1
X41
+
6553
X47
+
3932160
X50
+
9584997826560
X51
+
3809464811520
X52
+
56885276835840
X53
+
2009934594048
X54
+
2001469442
X55
+
111641886720
X56
+
3145728
X57
+
2312110081
X58
+
1651533582
X59
+
4624220160
X60
+
15728640
X61
+
1717986918
X318
+
1321205760
X65
+
1321205760
X69
+
1
X70
+
1
X71
+
660602880
X72
+
1321205760
X74
+
1
X78
+
2147483648
X80
+
5234686813011968
X81
+
2080475715731456
X82
+
31066945855946752
X83
+
1097692279629414
X84
+
1093069176832
X85
+
60971355734016
X86
+
1717986918
X87
+
1262720385024
X88
+
901943132160
X89
+
2525440770048
X90
+
8589934592
X91
+
3145728
X93
+
8192
X94
+
721554505728
X95
+
721554505728
X99
+
360777252864
X102
+
721554505728
X104
+
32768
X106
+
2
X110
+
128
X120
+
1717986918
X123
+
512
X132
+
128
X134
+
3932160
X140
+
512
X146
+
8192
X151
+
32768
X163
+
61440
X166
+
2147483648
X170
+
1
X173
+
61440
X180
+
33554432
X196
+
3932160
X197
+
33554432
X210
+
1
X224
+
2147483648
X227
+
6553
X242
+
26214
X254
= 1
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